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1 . Abstract
The design, simulation, fabrication and testing of .75um
PMOS transistors is studied in this work. The process uses
Direct Write Electron Beam Lithography for all lithography
steps. The process is matched for the tool set at The Rochester
Institute of Technology and their accompanying process hurdles.
As of the beginning of this work, there had been no work
done on obtaining a sub-micron transistor due to limitations in
the optical lithography tools available at The Rochester
Institute of Technology. A process flow that is robust, but as
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2 . Introduction
As general knowledge suggests, the move to smaller
linewidth transistors will bring about great advancements in die
size, speed, and cost of producing Semiconductor circuitry in
the future. Because of this, there will always be people
looking to ways of creating and fabricating smaller transistors.
This work will focus on designing, simulating, processing,
and some minor analysis a .75um PMOS, poly gate transistor. The
lithography will be done using an ETEC MEBES I direct write
electron beam lithography tool. The basic theory of
semiconductor MOSFETS is discussed along with analysis
techniques used to characterize these transistors. Also, the
direct write process and all processing steps needed to produce
a sub-micron transistor is presented.
3 . Historical Review
The history of sub-micron transistors at R.I.T. is very
small. There has not been any concerted effort until now to
create such a device. In the industrial world, however, there
is a different story to tell. There has always been and will
always be a need for smaller transistors. This will reduce
cost, increase yield and increase the speed of most
semiconductor chips. There has been some work of recent to
create short channel transistors using Electron Beam
Lithography. [1]
The benefit is a reduced linewidth during processing. The
drawbacks are the thruput of wafers on direct write systems.
This has been very slow in the past and does not seem to be able
to keep up with stepper based lithography.
4 . Theory
4.1. Basic Parameters
There are several basic equations that describe the
characteristics of MOS semiconductor materials and help in
describing how a simple PMOS transistor should operate. Using
the parameters chosen for this devise, the following discussion
will point to theoretical properties of such a transistor.
One of the basic parameters that needs to be known for MOS
characterization is the work functions of both the bulk silicon
and the gate material. The workfunction of a material is the
voltage difference between the fermi level of intrinsic silicon
and it's own fermi level. It is a calculated parameter that can
be determined by substituting the dopant concentration of the





Qn-typ, = -*, *Ln\7n. J Equation 2 .
where O, =.0259F .
The gate to bulk workfunction difference is the voltage
difference between the two fermi levels as seen in the following
equation:
OMS = OGate - OBulk Equation 3.
The next parameter to look at is the mobility of the
carriers in the bulk silicon Up. There has been much work done
in determining the mobility of a substrate. Mobilities can be
drawn from graphs in most basic semiconductor literature. [2]
Mobility is a very useful parameter when trying to
characterize the current flow in the bulk of a silicon wafer.
When dealing with a MOSFET, however, the electrical current is
flowing at the silicon/oxide interface in an inversion layer
created by the gate voltage. This is a totally different
situation. Due to the small channel lengths in this transistor,
and Drain voltages equivalent to gate voltages, the mobility
will be different at each point along the transistor. To deal
with this, an effective mobility (ueff) will be used to describe
an overall mobility throughout the channel. The effective
mobility used further in this paper will be:
Uejj
= p*0.6 Equation 4 .
Another parameter that is used often in transistor
characterization is Co, the oxide capacitance. This is solely a
function of the gate oxide thickness. It is simply found by









where Ko is the dielectric constant for Si02 and Eo is the
permittivity of free space. With these basic parameters
determined, we can now move on to some Capacitance-Voltage
characterization.
4.2. Capacitance Voltage
One way of determining many important parameters of a MOS
transistor is doing Capacitance/Voltage measurements on
capacitors made under the same conditions as the transistors
that are being analyzed. The following will give an
introductory understanding of C-V measurement techniques and
analysis .
As is well known, a PMOS devise is made up of four
terminals, the Gate, Source, Drain and the Bulk Silicon. When
making C-V measurements, the structure that is used is
equivalent to a MOS transistor without the Source and Drain. Or
in other words, a MOS capacitor.
A capacitor is made up of two conducting plates separated
by an insulator. In this work, the two conducting plates are
the P+ Poly gate and the
N-
well in bulk silicon. Running
capacitance tests on metals is an easy excersize, but because of
the characteristics of silicon devices, MOS C-V measurements
take on a whole new angle. To get the most out of CV
measurements on MOS devices, capacitance's must be looked at for
high and low frequency effects, and in the three major regions
of operation: accumulation, depletion and inversion.
Lets look at the MOS capacitor when the voltage applied
leaves the bulk silicon in accumulation. When the bulk is in
accumulation, an AC voltage can be reacted to by the majority
carriers quite well. This leads to a straightforward analysis
of the capacitance as follows:
r r _ K_qoAq_ Equation 6.
xO
where Ag is the area of the MOS capacitor.
In depletion, the capacitor is effectively made up of two
capacitance's. The first is the oxide capacitance mentioned
above and the second is the semiconductor capacitance made from
the varying depletion region. Since the depletion width varies
only as majority carriers are withdrawn from the depletion
region, the charges on each side of the oxide can react to the
ac signal. The semiconductor capacitance is as follows:
KSiQAG
W
L|m . Equation 7.
Where W is the depletion width.
Putting Co and Cs in series gives the following equation:
^
CqCgs Cq . Equation 8.
(Dv/)~c0 + cy~i + w^
KSixO
When inversion sets in, there are two different reactions
of the capacitor when a low frequency and a high frequency ac
bias are applied. In inversion, there is a build-up of minority
charges at the oxide/bulk surface. When a low frequency ac
voltage is applied, the generation/recombination rate of the
minority carriers is fast enough to respond. Therefore the
capacitance is fixed back at Co, the oxide capacitance only
When the frequency is increased to a certain point, the
gen./recomb. cannot keep up, leaving the inversion charge
constant around the dc voltage state. The charge difference is
taken up by fluctuations in the depletion width. In inversion,
the depletion width is fixed at Wt, therefore the inversion
capacitance is:
10
r CqCgs C0 Equation 9,
(7"v)
c0 + cs l + wT /'k
SixO
K,
Once the C-V curve has been obtained, there are several
parameters that can be extracted. The most important parameter
will be the Flatband voltage Vfb. This is the voltage applied
that gives zero band bending at the oxide/silicon interface. It
is the dividing line between accumulation and depletion. To
find Vfb, the Flat band capacitance, Cfb, must be found. This
is a calculated parameter and is set by the device
characteristics. Flat band capacitance is determined by taking
two capacitance's in serial as in the case of CDepi. In this
instance, we need to take the oxide capacitance in series with
the DeBye capacitance. To find the DeBye capacitance, the Debye
length, Ld, must first be found and is defined as:
D
KSi o kT Equation 10,
2qND q





and the Flatband Capacitance is:
CpCD Cq . Equation 12,
C
<F)
C0 + CD l + LD
Once the Flatband capacitance is found, Vfb is obtained
easily by finding the voltage that corresponds to Cfb. The
flatband voltage is a very useful parameter. It is made up of
ift
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all the non-idealities in a MOS capacitor. This is seen in the
following equation:






Of the four terms in the Flatband voltage equation, the
last three are concerned with non-ideal charges in a MOS
capacitor. They are described as follows:
Qf/Co - change in Vt due to the fixed oxide charge.
(experimentally determined)
QmYm/Co - change in Vt due to total mobile ion charge in the
oxide (exp. determined)
Qit/Co - change in Vt due to interfacial traps (experimentally
determined)
The last three threshold voltage shifts are grouped
together as deviations due to non-ideal charges in the oxide and
on the oxide/silicon interface. There are ways of separating
out each one, but in this work, they will be lumped into one
variable Qeff/Co. The first term in equation 13 is the
metal/semiconductor work function difference as mentioned
earlier.
4.3. Square law theory
Although C-V measurements are very useful for
characterization of a devise, in practical application, the four
terminal MOS transistor is the workhorse of the industry and
will be the focus of this work from here out. The following
12
discussion will give a brief description of the mechanics of a
MOS transistor.
As mentioned in the C-V section of this work, there are
three basic regions of operation in a transistor. They are
Accumulation, Depletion and Inversion. In accumulation, the
majority carriers in the channel are the opposite type of those
in the S/D regions, making it impossible for current to flow
under the channel. As the voltage changes and depletion sets
in, the majority carriers are pushed away from the channel and a
depletion region is formed. There are still no carriers to
allow current. As inversion sets in, minority carriers, the
same as majority carriers in the S/D, gather at the channel
surface, and small currents begin to flow. Somewhere in the
transition from depletion to inversion, the threshold voltage is
defined. As inversion is in full swing, current flows freely
and increases as the Drain voltage, Vds, is increased. The
transistor is considered
'on'
at this point. At a certain Vds,
the current between the source and the drain saturates. This
current is called iDsat, the saturation current and the Vds at
which it occurs is VDsat. In an ideal device, as the drain
voltage increases past VDSat, no more current flows. The
previous discussion applies to standard devices with relatively
large gate lengths (~>10um) . Short channel effects will be
discussed later.
One theory that is very basic and simple in the
understanding of MOS transistors is the Square-Law Theory [3] .
This theory relates the charge in the .inversionlayer due to the
capacitance from the gate voltage and related oxide capacitance,
to -t-he Drain/Source current and voltage. The Square-Law Theory











(yG - vT yD - y-f
for 0<Vn<V^ andD 'Da
iDsat-^^-iVG-Vr)1
(VD>VDsal). Equation 15.
where Z is the transistor gate width L is the transistor gate
length and Vt is the threshold voltage. Idsat is the saturation
current at which an increase in Vds does not bring an increase
in Ids. Using these two equations, a basic understanding of any
.giventransistor can be found.
There is a second and more robust approach for calculating
the channel current called the Bulk charge theory [4], but since
only a surface look at these transistors will be done, the
square law theory will be sufficient.
4.4. Vt Equations
All of the variables in the above equations are pretty
straight forward so far except for calculation of the Threshold
Voltage Vt . Several factors go into determining the Threshold
Voltage. The general equation is as follows:
VT = Vj + VFB . Equation 16.




is the threshold of an ideal device. The equation





*-K-so ** 2/7 Equation
Or it can be written specifically for n and p channel devices:




Vj = 2<j>F yj4qNDKsso(-0F) for p channel devices
Co
Equation 19.
With all of the equations discussed so far, a good
understanding of the operation of a long channel device can be
obtained.
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4.5. Short channel effects .
The previous discussion laid a groundwork for the
fundamentals of MOS transistor technology. As industry strives
to make smaller and smaller devices, several other problems are
introduced. A very brief description of several short channel
effects will be presented. The specific short channel effects
that will be discussed here will be:
- Drain Induced Barrier Lowering (DIBL)
- Vt shifts
- Channel length modulation
- Sub Threshold Swing
4.5.1 Drain Induced Barrier Lowering
Drain Induced Barrier Lowering (DIBL) is a major cause for
concern in the fabrication of state of the art short channel
transistors [5] . DIBL is seen in the increase of drain current
as a Drain voltage is applied. All transistors will have an
increase of subthreshold current as the Drain voltage is
increased. In short channels however, the increase of drain
current is partly due to the fact that the voltage applied to
the drain is helping to deplete the channel. This can be
visualized by thinking of the depletion region under and next to
the drain as intruding into and forming part of the channel
depletion layer. The higher the voltage, the more the drain
depletes under the channel. In practical applications, this is
one of the driving factors in switching the operating voltage of
some semiconductor devices from 5.0 volts to 3.3 volts. One
graphical way of looking at DIBL is by plotting Subthreshold
current (log scale) vs. Vds and no gate voltage applied. More
16
current will be in the channel for short channels then there
will be for long channels.
4.5.2 Vt Shifts
The previous discussion dealt with the drain effects on
the channel with a voltage applied. A second way of looking at
the drain effects on a short channel is to look at the Vt shifts
of short channel transistors with a very small Vds. As the
channel gets shorter, the magnitude of the threshold voltage
decreases. This can be explained by realizing that the
depletion region made by the drain extends into and under the
channel even though there is not a large voltage applied.
4.5.3 Channel length modulation
Channel Length Modulation is the first so called 'Short
Channel'
effect that was discovered[6] . Channel length
modulation is seen in the fact that the Id-Vds curves at Idsat
are not exactly flat, but actually have a positive slope. The
mechanism for channel length modulation occurring is that as Vds
increases above a certain voltage,
Vds'
, at which the channel
pinches off, a depletion region is formed between the drain and
the channel. Since Vds is greater than Vds', and the voltage
across the inversion layer remains fixed at
Vds'
, there is a
voltage drop across the depletion region equal to
Vds-Vds'
. As
Vds increases, so must the depletion width.
The next step will be to look at the current in the
channel. As seen from equation 14, the current, Id', in the
channel during strong inversion is proportional to (const) /L.
Even though Vds may increase above
Vds'
, the voltage across the
inversion channel length must remain at
Vds'
. This is the key
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in determining the current in the channel. Now the channel is
L-AL with a voltage drop of
Vds'
. The new current, Id, is also
proportional to (const) /L-AL. The constant in both the previous







With longer channels, the channel length doesn't
relatively change much. In shorter channels, a large change in
length is seen and therefore the current in the channel
increases .
4.5.4 Sub Threshold Swing
The next short channel effect to be looked at will be the
subthreshold voltage swing. This parameter describes the
Volts/Decade current increase in the sub-threshold region. Even
when the gate is turned off, there is a very small current
through the gate. This is leakage current and is called the Sub
Threshold Current. As the gate begins to deplete/invert the
channel, this sub threshold current increases. The sub
threshold swing is a measure of how much gate voltage is applied
to induce a 1 decade current increase. Short channel devices
will exhibit a smaller sub threshold swing than long channel
devices due to the drain's influence on the channel depletion.
18
5. Alignment mark placement/process
One of the decisions that had to be made was how and where
to place the alignment marks. Because of the nature of the E-
Beam for exposure, a permanent straight walled feature had to be
placed on the wafer. The MEBES I uses the E-beam to determine
the location of the marks. As the beam is rastered across a
smooth surface, the electrons are backscattered and a detector
picks them up. If there is a vertical sidewall, the E-beam will
scatter in many different directions and the detector will not
detect any electrons. In this way, it can determine the
position of the alignment marks. A diagram of an alignment mark






There are two basic methods for creating alignment marks.
The first is a raised oxide bump. This is the easiest to
process, but due to the large amount of HF cleans and etches,
this did not seem very practical. The oxide bump would degrade
with each damaging process step. The second is a pit etched in
the silicon. This takes many more processing steps, but is a
more robust alignment mark. The following is the process used
for etching the alignment marks in the silicon.






2) Alignment mark Photo
Coat :
Resist: HEBR213-2
Spin speed: 1500 RPM







Temp: 50 deg C
Time: 35 sec
4) Silicon Pit Etch
Power: 150 Watts
Pressure: 200mTorr
Gas 1: 30 seem SF6
20




Temp: 50 deg C
Time: 1 min. (past clear)
The metal layer was used as an etch stop. The gases used
to etch the silicon were SF6 and 02. Because there was so much
oxygen in the etch, which will
"ash"
resist, and due to the
thinness of the resist, it was determined to use aluminum as an
etch barrier. The final etch pit thickness in the silicon was
2 . 5um.
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6 . 0 Cross section and device dimensions
0.75um poly gate
Cross section of 0.75 um Transistor.
Figure 2
Transistor dimensions
To get a full view of the transistor characteristics for
this process, several transistor sizes were tried. The only two
dimensions that were varied were the gate length and the length
of the shallow Source drain regions (labeled Xext in Figure 2.).
Varying the gate lengths made it possible to look at short
channel effects and varying the shallow Source/Drain regions
guaranteed that a device would work, and if alignment was good,
made it possible to see a very efficient device. There were
twelve different transistors fabricated and they are as follows
in Table 1.
Shallow S/D length Gate Length
2.00 um 0.75 um
2.00 um 1.00 um
2.00 um 1.25 um
2.00 um 2.00 um
2.00 um 3.00 um
2.00 um 5.00 um
5.00 um 0.75 um
5.00 um 1.00 um
5.00 um 1.25 um
5.00 um 2.00 um
5.00 um 3.00 um
5.00 um 5.00 um
Table 1.
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7 . 0 Photolithography Scheme
There was one very large limiting factor in determining
the type and thickness of resist to be used. The MEBES I at
R.I.T. was made to supply a 20KeV E-Beam, but only lOKeV was
available while processing was going on. This made it
impossible to use more than 2000A resist. Unlike an energy wave
exposure, the E-Beam has a very limited depth profile.





9. Miscellaneous Process considerations




Very large width transistors
- Boron diffusion problems
- Metal spiking
-- D/S junction depth
The decision to go with PMOS over NMOS rested with one
major consideration. The question of non-idealities in the gate
oxide was the driving factor. The purpose of this thesis was to
produce a working submicron transistor as efficiently as
possible. Since most non-idealities in the gate oxide tend to
shift the threshold voltage of a transistor in the negative
direction, it was decided to go with PMOS which has a naturally
negative threshold voltage. In this instance, a shift negative
would not make the devise fail, only make it impractical. If
NMOS was used, a positive shift could have permanently impaired
the transistor from working.
One drawback of using PMOS rather than NMOS was the fact
that Boron diffuses very fast, and has a tendency to be
attracted to oxide. The fact that it has a high diffusion rate
made the S/D activation a big consideration. The S/D's had to
be activated, but in the process, if the boron diffused under
the gate too much, the short channel devices would have shorted.
To accomplish both the activation and the low diffusion, a large
dose was implanted (5el5a/cm3) and a short low temperature
activation was performed (850deg for 40min) .
The question of transistor width was put to rest by
deciding to use a very wide transistor. Even though the gate
length was sub-micron, the width was lOOum. The purpose behind
24
this choice was to guarantee that if the transistor worked, it
would have enough drive to get some reasonable characteristic
curves .
The last major consideration was the Metal spiking issue.
To obtain working submicron PMOS transistors, a very shallow
junction had to be made. But if the junction was to shallow,
the metal that made contact to the S/D would spike through the
junction and cause a short to the well. It was decided to use a
deep S/D for the metal contact and an LDD to contact the
channel. The way the LDD was done in this process was to create




The following is the process used to create the
transistors :
1) Wafer Start




3) Initial Pad Oxide
Time: 8 min.






5) Pad oxide etch
7:1 BOE etch till dewet.
6) Field oxide growth
Time: 150 min.
Temp: 1100 deg C.
Gas: Dry 02




Spin speed: 7000 RPM





8) Active Area Etch
7:1 BOE etch till dewet.
9) Resist Strip




Spin speed: 7000 RPM















Temp: 950 deg C.
Gas: Dry 02




3000 Ang. Poly Dep.
17) Poly Doping implant
Dopant: Boron
Energy: 4 5 KeV
Dose: 1.0el5




Spin speed: 6000 RPM





Temp: 115 deg C
Develop :
Developer: SAL622





Gas 1: 30 seem SF6









23) Contact Oxide/Boron Activation
Time: 4 0 min.
Temp: 8 50 deg C.
Gas: Dry 02




Spin speed: 7000 RPM



















Spin speed: 7000 RPM















11. Results and discussion
Figures4-7 were obtained using the Spreading Resistance profile
technique (SRP) . They are doping concentration profiles taken
from resistance vs. depth measurements.
1.00E+17T
1.00E+13
Dopant Concentration of Nwell region
Obtained using SRP.

























P+ Sheet Rho = 320 ohms/sq







Dopant Concentration of Poly over P+ S/D region.
Obtained using SRP.
Poly Sheet Rho = 340 ohms/sq
P+ Sheet Rho = 90 ohms/sq













P+ Sheet Rho = 290 ohms/sq









Field Oxide Before Gate
Wafer D8: Avg=1816A
Gate Oxide (Before Etch)
Wafer D 10: Avg=426A












The following results were taken from the SRP graphs above
along with the actual process results and calculated parameters
from these results.
Na (poly gate) = lel9 A/cm3
Nd (well) = 3el6 A/cm3
Gate=+531V
0Aff = +.923F
Cox = 11.5 LiF/cmA2
2
uPeff*m/vs
The first area to examine in this thesis will be the C-V
data. Figure 8 is a C-V plot of a 316x316um square of metal on


























- High Freq. cap.
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The calculated Comax for this size transistor is 115pF. The
maximum capacitance taken from this graph using the high
frequency curve is 98.8pF. One explanation for this could be
the downward shift of this curve due to any series resistance
involved in the measurements. If the series resistance could be
calculated, and the curve shifted up, this would decrease Vfb by
a small amount. Because of the difficulty in measuring the Low
frequency CV curve, the results will be used from the high
frequency curve, keeping in mind this disparity.
The next parameter to extract is the Flatband capacitance
Cfb.
After several calculations, the Flatband capacitance was
obtained:
Cfb = 86pF
The corresponding Vfb was
Vfb =1.45
The end result for obtaining Vfb is to determine Neff, the
interface charge states. This was done in two different ways
and both were compared as follows:
Qss/Cox from Vfb side Qss/Cox from Vt side
Vfb = 1.4 5 V
Oms = 0.9-3 V
Qss/Cox = -0.52 V
Neff = -3.8eil
Vt = -.2 V
Vt'
(calc) = -1.58 V
Oms =0.93
Qss/Cox = -0.45 V
Netff = -3.3ell
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These results are quite close. The one thing to note is
that Qss/Cox is a negative value. This means that there are
negative charge sites in the oxide. One factor that be
effecting this is that there could be boron that diffused into
the oxide. This has been seen to shift the threshold voltage in
the positive direction for thin oxide gates [7].
The next set of results will be the threshold voltage
measurements. Figure 9 shows the Drain to Source current vs.
the gate voltage for the . 75|um transistor. Extrapolating the













Threshold Votage of .75um Transistor






Figure 10 shows Vd vs. Ids curves for the .75um transistor.
Transistor Characteristic curve















L = . 75um








{vG - vT )VD -
D for 0<Vn<V^ andD rDa
Id = -1.52mA
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Interestingly enough, the raw data gives a value of -0.96mA.
Although not exact, the current is relatively close.
A table of results is given to show the expected vs. measured
results. One thing to keep in mind is the fact that the square
law theory was used here and short channel effects are not
involved in these calculations.
Channel
Length
Vt Vds vg Id meas . Id calc.
0.75 -.15 V -.2 V -3.0 V 1.52 mA 0. 96 mA
1.00 -.15 V -.15 V -0.5 V 0.11 mA 0. 07 mA
1.25 -.15 V -.7 V -3.0 V 2.74 mA 2.84 mA
2.00 -.2 V -.4 V -2.0 V 0.73 mA 0.66 mA
3.00 -.2 V -.3 V -1.5 V 0.33 mA 0.13 mA
5.00 -.3 V -.2 V -3.0 V 0.17 mA 0.19 mA
Table 2 .
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11.3. Drain Induced Barrier Lowering
- DIBL
The first short channel effect to look at is the Drain
induced barrier lowering. This can be seen in a couple of ways.
First, figure 11 shows the sub threshold current vs Vds. for
varying channel lengths. This graph as mentioned earlier shows
DIBL.
Subthreshold currents Vs. Vds for various transistor lengths.
Method for showing DIBL
1E-07
IE-09^5^-







As can be seen, the current of the 0.75um transistor is




A second way to describe the effect of a short channel is
through Vt shifts with transistor gate length. This effect is
seen with a very small Vds as seen from figure 12. Since
Vds=-
0.1 is such a small voltage, it can be assumed that the majority
of the effect on Vt's is coming from the built in drain
depletion width extending into and under the channel. This
aides the gate in depleting/inverting the channel, therefore
leading to a lower threshold voltage.
-6.00E-05
-5.00E-05
Threshold Votage curves for various gate
widths with 5um LDD. Vds=-0.1V
Vgs (Volts)
Figure 12
The shift seen here is between .05 and .1 volts. As the gate
length increases, the threshold voltage also increases (in the
negative direction) .
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11.5. Channel Length Modulation
The next short channel effect that will be demonstrated by
actual measurements will be channel length modulation. As
mentioned earlier, channel length modulation can be best seen on
the Id-Vds curves as a slope in the line after Idsat has been

























Caution must be made when trying to describe channel length
modulation from graphs like the one above. It has been shown
earlier that the drain has an effect on channel current through
DIBL. Although channel length modulation can be seen in the
slope of the above curves, it must be noted that some of the
current increase can be explained by other effects. The
separation of DIBL and channel length modulation can be done,
but it will not be looked at in this work.
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11.6. Sub Threshold Swing
The last short channel effect to be looked at will be the
subthreshold voltage swing. The results of this effect have
been tabulated belowand were taken from Figure 14.
Gate Length Sub Threshold swing
0.75 um 0.13 V/decade
2.00 um 0.14 V/decade







Sub Threshold Votage of .75um Transistor
with 2um LDD. Vds=-2.0V
-*LS





12 . Conclusions - Future work
A working sub-micron PMOS transistor was created using
Direct Write Lithography. In addition, several short channel
transistor effects were briefly discussed.
As mentioned in the introduction, there is one major
drawback to Direct Write E-Beam Lithography. It is the thruput
issue. An example of the poor thruput is that one wafer at the
poly level took 90 minutes to expose.
There are several things that can be done to improve upon this
process. They are as follows:
- Combine Stepper lithography with Direct write to speed up the
lithography steps.
Characterize and understand the negative charge states
calculated for the apparent Vt shifts.
- Experiment with short channel width transistors.
-
Try using N+ poly doping to keep the
Vt'
s higher.
- Use these transistors in practical applications.
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Appendix A - Miscellaneous Mebes Work
WafT layout
The following is the transistor layout across the wafer. I placed an
8x9 grid of transistor/capacitor sets on the wafer for plenty of























I also used the following pattern to do a dose matrix before each
photo step. This was a standard design used to check several
lithography characteristics. By exposing a 2x8 matrix of this
pattern with 16 different doses, I was able to obtain the proper
exposure for each step.
I I I i I
I i
**
Interesting note: The dose for exposure over metal does not
change from that over other films. This is only logical since
electrons don't reflect like light, but my instinctive training using
steppers had to be disregarded for this experiment.
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Available in 1 quart and 1 gallon bottles
Compatible with most commercially available processing equipment
Description
Waycoat1
HEBR-214 series positive resists are novolak
based and aqueous developable They have been
optimized tor electron beam exposure while maintaining
the processing advantages ot novolak based resists
These resists are sensitive to ultraviolet light. X-rays, and
electron beams making them suitable tor MIX
N'
MATCH
lithography Waycoai HEBR-214 resists spin at different
coatings ranging from 0.25 0 5. and 1.0 micron They






High resolution 0.25 micron





Batch to baton consistency
Process Conditions
The data represented was generated with HEBR-214 in
the following process
/Pnmmg
HMDS immersion for 30 seconds (wafers only)
Dom vt Dvtopmm HEBR-214
/Hfv
Coatmg
Resist spmner 5000 rpm. 30 seconds for various
thicknesses
Soft Bake
100Cs2C. 30 minutes, convection oven or 110C for 50
seconds on Track
Exposure.
Depending on requirements See Figure i
50 100 150 200 25:




Waycoaf LSI (5 4)
Experimental RX-434
Time
LSI (5 4) 120 seconds
RX-434 240 seconds
Method
Immerse in developer without agitation a: 22CC - iC
Rinse
Di Water, 1 minute, blow dry
Sensitivity -20KeV Wafer -lOKeVmas*
24 uC/cmz wafer LSI (5 4)
14 uC'cm? wafer RX-434
7 uC/cm* mask RX-434
Substrate preparation
The substrates must be clean and dry to insure coating
quality, optimum adhesion and process consistency The
recommended minimum dehydration bake for wafers is
300C for 2 hours in a convection oven Before coatmg
chrome mask blanks must be cleaned with solvent.
ultrasonic, or scrubbing techniques
Resist Filtration
Resists have been tittered and packaged in a Class 10
clean room facility. For best results, point of use filtration
is also recommended Use Milhpore Miiiex 0 22u
Tefion'
membrane filters for syringes
Priming
For wafers, the use of
Waycoat'
Adhesion Promoter (HMDS)
is recommended to insure good adhesion of HEBR-214
resists HMDS is not recommended for chrome blanks
Spin Coating
WAYCOAT HEBR-214 resists can be applied by manual
or automated techniques Relation between spin speed
and film thickness is given in Fig 2 The following is a
typical cycle
Manual
Dispense 3 to 4 ml of resists on static wafer Spin dry at
5000 rpm for 30 seconds
Auto
Dispense 3 to 4 ml of resist on static wafer Spread for 3
seconos at 600 rpm Accelerate at 6000 rpm/sec Spin
Or y for 30 seconds at 5000 rpm
Figure 2 Spin Sp*td vt Film Thleknttl HEBR-214
















The purpose of ihis bake is to remove residual solvents
lefi after coating and to promote adhesion between resist
and coated substrate
Waycoat HEBR-214 can be soft baked using a convection
oven or a track hot plate system Higher soft bake temper
atures provide higher sensitivity, and improve adhesion
Waycoat HEBR-214 resists can be prebaked in a convec
tion oven at
100*
to 105C for 30 minutes or on a hot plate
. at ncc tor 50 seconds
Recommendations :
Method Time Temperature
The following SEM micrographs processed at











_5P.2i4 resists are specially designed and formulated
':
e ectron beam exposure and due to their sensitivity to
>~--a.s and UV radiations, the resists can also be imaged
*
"
"lese exposure systems However, with thewide-
sreao variation in exposure systems, specific exposure
t ::-.mendations cannot be provided. The performance
r -rse resists is process dependent since exposure
: :
-
: "ons developer type, developer concentration,
;- -
;Dmg technique, and time influence performance
:
-
i : .Hies of 14 to 24
uC/cm2 (520KeV can be achieved
:: : --omg
on the resolution requirements, film thickness
---
on. 8nd the e-beam exposure tool Some typical
.
- ^s are given in Table 1
TABLE 1
CO^'tSt an 3 filrr. thickness loss






















Figure 3 Dot* vt Dtvtlopmtnt HEBR-214
IOC 150 200 250
Deveiapme-v. Time [SEC] (5 22C
ALS'54 Rx-434 ? i.Sni
3O0 350
















Dose (uOcm? (S 20KeV)
2 u line'spa:e
Post Bake
Substrates can be post baked in a convection oven at
100*
to 115C for 30 minutes to obtain maximum adhesion
and image quality Post bake also improves the plasma
etch resistance Waycoat HEBR-214 can also be deep UV
cured by standard techniques to improve thermal stability
Plasma Etch Resistance
Just like any other novolak based resist. HEBR-214 resists
offer excellent plasma etch resistance and are superior to
conventional e-beam resists such as PBS. COP. EBR-9.


















Pressure 2 i To-'
Gas Argor 10% CP<
75%




Waycoat HEBR-214 can be stripped using the Olin
HUNT
Microstrip"1
2001 or oxygen plasma if it has been
post baked Without post bake, the resisi can be easily































0.22 micron (afcsD te'
Certificates ol Analysis are avatiaDie to' eacn
proo-ido' Pa'" a"
inocaie tests pertormeo ano me results
Safe Lights
Coated substrates and open bottles should be handles












Waycoat HEBR-214 is supplied m one US qua't ano one
US gallon bottles
Safety, Storage and Handling
See Material Safety Data Sheet for deta is
Product Information
Materia'
Tnicxnesi Pacxs? -c Ca:3'c; \:























Waycoat* HEBR-214 used with an Electron Beam System
< 20 KeV. HEBR 214-exhibits submicron contact holes
and islands at 075 and 0.50 micron (top SEM micro-
Qraph) Bottom SEM micrograph exhibits submicron
resolution of 0.25 micron lines.
Substrate: Silicon
Spin Coat: 1 .0 micron
Exposure Jeol E-Beam System
Develop: LSI (5 4) 240 seconds
Measurement: Jeol SEM
FJgur7 SEM Mtcfoarmpht
Waycoat' HEBR-214 used with an X-Ray System.
HEBR-214 exhibits submicron lines, spaces and islands
at 0.75, 0.35 and 0.2 micron.
Substrate Silicon
Spin Coat. 1 .0 micron
Exposure: Hampshire Instrument X-Ray System

















MICROPOSIT SAL600 E-BEAM PROCESS, utilizing the
negative tone MICROPOSIT SAL6GT- ER7 E-BEAM
RESIST, has been designed to maximize the throughput
and resolution capabilities of electron beam lithography.
Its attributes of high sensitivity, greater process tolerance,
and easy alignment result in efficient use of expensive
equipment. Because this resist is novolac based and
aqueous alkaline developable, it is non-swelling, and thus
provides greater resolution and critical dimension control.
Companion developers include the metal ion free
MICROPOSIT SAL MF&622 DEVELOPER, or, for use on
aluminum substrates, MICROPOSIT
SAL660
DEVELOPER. Ideal use of the SAL600 E-BEAM PROCESS




sensitivity for 90% film retention
((5 20 keV)
Productivity gains
Negative Tone But Non-Swelling
Improved resolution
Greater CD control
Good clean out of fine lines
Aqueous Alkaline Development
Metal ion free MICROPOSIT SAL MF-622 DEVELOPER or,
for use on aluminum substrates, MICROPOSIT SAL660
DEVELOPER
Excellent Post-Development Processing
Structural integrity under routine ion implanting, dry
etching, and wet etching
Thermal stability up to 200C
Plasma resistance equivalent to other MICROPOSIT
positive photoresists
Rateni pending
MICROPOSIT SAL601 -ER7 E-BEAM RESIST will be shipped only in strict compliancewith
COCOM and COD regulations
Under the Toxic Substance Control Act. MICROPOSIT SAL601-ER7 E-BEAM RESIST is
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0.2fim L/0.4fim S
The above scanning electron micrographs are
representative of typical resolution and side-











MICROPOSIT SAL601-ER7 E-BEAM RESIST con
tains a novolac resin, a crosslinking agent, and a
radiation sensitive acid generator. Upon exposure,
a small amount of acid is generated. Then, during
the post-exposure bake, the free acid catalyzes
?ho rrncshnkinn of the exposed areas.
I. Overview
MICROPOSIT SAL600 E-BEAM PROCESS, utiliz
ing the negative tone MICROPOSIT SAL601-ER7
E-BEAM RESIST, is up to ten times faster than
standard diazoquinone based novolac systems.
Because this resist is novolac based, it is non-
swelling, and unlike other E-beam processes,
the MICROPOSIT SAL600 E-BEAM PROCESS
includes aqueous alkaline development. The result
is excellent post-development processing char
acteristics: ion implant masking, plasma and wet
etching integrity, and thermal stability up to 200C.
As with any process, image quality and repro
ducibility is influenced by many variables. These
include substrate type, film thickness, electron
beam energy, prebake conditions, postbake condi
tions (i.e. temperature, itime, type of heating
source),developer parameters (i.e. concentration,
agitation, development time), and pattern! geome
tries. As part of the MICROPOSIT SAL600 E-BEAM
PROCESS, the metal ion free MICROPOSIT SAL
MF-622 DEVELOPER is recommended (or, for use
on aluminum substrates, MICROPOSIT SAL660
DEVELOPER). Note that to achieve optimal results,
the post-exposure bake is the most critical process
step to control.
II. Instructions for Use
A. Dehydration Bake/Prime
MICROPOSIT SAL601-ER7 E-BEAM RESIST
can be patterned with good adhesion over a
variety of substrates such as aluminum,
poly-
silicon, gold, and oxide. Vapor phase priming
with MICROPOSIT PRIMER is recommended for
achieving maximum adhesion. If liquid phase
priming is used, MICROPOSIT PRIMER TYPE P
is recommended.
With the use of either MICROPOSIT PRIMER or
MICROPOSIT PRIMER TYPE P, the substrates
should first be baked at 200C for 30 minutes
and then cooled to ambient 18C-25C immedi
ately prior to priming in order to obtain maxi
mum process reliability.
Note that the post-exposure bake and the hard
bake step also improve adhesion.
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B. Application
MICROPOSIT SAL601-ER7 E-BEAM RESIST is
designed to produce low defect coatings both
within a wafer and wafer-to-wafer using a variety
of different processing parameters. The follow
ing coating process is recommended as a
starting point:
Dispense. Static for 3-5 seconds
Ramp: Maximum acceleration
Spin Speed: 3000 to 6000 rpm
Spin Time 30 to 60 seconds
Unlike typical optical resists, the SAL601-ER7
E-BEAM RESISJ has virtually no absorbance at
300 to 800nm, as depicted in Figure 1 . There
fore, there is no need for special handling under
yellow lights.
Figure 1
Absorbance of SAL601-ER7 E-BEAM RESIST
200 300
Wavelength (nm)
C. Edge Bead Removal
MICROPOSIT EBR-10 is recommended for
removing resist build-up occurring at the edge
of wafers during spinning. The formulation has
been specified to be free of EGMEA, acetone,
and xylene. EBR-10 can be used with most
coating equipment designed to include
an
edge bead removal process.
D. Softbake
Resist process latitude is not a strong function
of softbake conditions. Figure 21 displays the
sensitivity (Dg.5) and contrast (gamma) values
obtained from normalized thickness remaining
versus exposure doses plotted as a function
of softbake temperatures (1 minute; hotplate).
Dg.5 refers to the dose required for 50% film
retention. Gammas were calculated by taking
the slope of a line tangent to the contrast curve
at the 0% retention point.
As shown, both sensitivity and contrast remain
fairly constant over the softbake range of 70C
to 120C. Thus, a suggested softbake is 85C
for 60 seconds on a hotplate prior to exposure.
Alternatively, a 70C to 80C for 30 minutes
in a forced air convection oven bake may
be employed.
Figure 2
















The substrates were exposed on a JEOL JBX-6AII vector-scan
variable shaped beam, direct-write machine at 20 keV The hoi-
plate post-exposure bake was at 105C for 2 minutes Immersion
development was in MICROPOSITMF-312 CD-27 DEVELOPER
for 10minutes
E. Resulting Spin Speed Curve
MICROPOSIT SAL601-ER7 E-BEAM RESIST
should be spin-coated at 3000-6000 rpm for 30
to 60 seconds for optimum uniformity. Figure 3
illustrates the relationship between film thick
ness and spin speed.
'H Liu (Hewlett Packard Co ) and M DeGrandpre &W Feeiy (Rohm & Haas Co )
"Characierizalion Ol A High Resolution Novolac Based Negative E-Beam Res's:
with d^C/cm* Sensitivity: presented at the 19B7 3-Peams conference Elect ron-
beam. X-ray, & Ion beam
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Figure 3






MICROPOSIT C<\L601-ER7 E-BEAM RESIST
has been demonstrated to respond to elec
trons ranging in energy from 10 to 50 keV. The
optimum dose for the resist is influenced by
a number of factors such as substrate type,
electron energy, resist thickness and pattern
geometry Atypical lithographically useful
dose for defining 0.5 jim and larger features is
7 u.C/cm2 at 20 keV for a 0.7 ^m film on silicon
substrates. Users must determine the appropri
ate dose for their specific applications. A 3 to
12 fiC/cm2 matrix of exposure doses is recom
mended to characterize the resist for each
unique process.
The resist does not require a post-exposure
cure period in a vacuum. Immediately following
exposure, the patterned wafer can be removed
for subsequent process steps. For maximum
control and latitude the exposed resist should
be post-exposure baked within a 4 hour period
after removal from the exposure tool.
With typical processing, the interwafer linewidth
variation has been found to be <0.005u.m (one
sigma variation for 56 chips/wafer). Similarly, the
intrawafer linewidth variation has exhibited a one
sigma value of <0.006iJim (56 chips/wafer x 12
wafers)2
^ DeGrandpre K Graziano. S Thompson (Rohm & Haas Co ). H Liu (Hewlett
Packard Co) anaL Blum (Shipley Co Inc ). "High Resolution. NovolakBasec
Negai've Tone Electro-. Beam
Resist'
presented at the 1986 SPIE Symposium
on Microlrthography proceedings to be issued
G. Post-Exposure Bake
This key step requires a well controlled uniform
hotplate ( 1C over the surface) for optimum
results. If the bake is not well controlled, critical
dimensions across the wafer may vary unaccep
table For a post-exposure bake of 60 sec. on
a hotplate, the sensitivity of an isolated gap to
variations in postbake temperature was found
to be 0.02u.m/C, for temperatures ranging from
1 1
0
to 125C. Similarly, the sensitivity to post
exposure bake time (at a temperature of 1 1 5C)
was found to be 0.003|j.m/sec. for times ranging
between 54 and 63 sec?
A bake of 1 15C/60 sec. on a hotplate with a
vacuum chuck is suggested as a good start
ing point. A 1
05
to 125C matrix at varying
hotplate bake times is recommended to opti
mize the process.
After the bake step, relief images are visible on
the resist surface. The exposed areas decrease
in thickness by 5% to 1 0% depending on the
aggressiveness of the bake. Generally, a vac
uum chuck hotplate provides superior process
control and is recommended over convection
oven processing. If an oven must be used,
7 minutes at 105C is recommended.
H. Development
Contrast and resolution increase with longer
development times. Extended development time
helps clear areas of the resist partially exposed
by scattered electrons (proximity effects). Con
sequently, longer development times (6 to 1 2
minutes) provide higher contrast and resolution.
Early data in the use of MICROPOSIT SAL601-
ER7 E-BEAM RESIST has been obtained with
Shipley MICROPOSIT MF-312
DEVELOPER4
For high resolution patterning, Shipley has
formulated a special metal ion free developer,
MICROPOSIT SAL MF-622 DEVELOPER to be
used for 6 to 1 2 minutes in the immersion mode.
Alternatively, MICROPOSIT SAL660 DEVEL
OPER can be used if metal attack becomes
a problem. Contrast values greater than 3 are
obtained routinely with these development
conditions as shown in Figures 4 and 5.
3ibid
' H Liu (Hewlett Packard Co ) ana M DeGrandpre &W Fee'y (Rohm & Haas Cc )
"Characterization ot A High Resolution Novolac Based Negative E-Beam
Resis'
With 4|iC'cm* Sensitivity: presented at the 1967 3-Beams Conference Eiectron-
beam. X-ray & Ion beam
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Figure 4
Normalized Thickness vs. Dose
MICROPOSIT SAL MF-622 DEVELOPER
(1 0 minute immersion)
Dose (m.C ctvj
Figure 5




For Figures 4 ano 5
A JEOL JBX-6AII vector-scan variable shaped beam, direct-wnte
machine was used at 20 keV
The use of spray development does not appear
to provide better resolution, but may shorten the
development cycle. Note that the development
time is also a function of the geometries printed.
Large unexposed pads will clear rapidly (even
as quickly as 45 seconds), but isolated trenches
might take much longer to clear.
K.
Long development times will not decrease resis
film height in the correctly exposed areas. Elec
trical linewidth measurements have shown that t
change in linewidth per 10% change in develop
ment time is less than 5%.
Development of the resist should be done within
one day of the post-exposure bake step.
Rinse
A deionized water rinse is recommended
using a cascade/overflow setup with rinsing
continuing until a desired resistivity is reached
(example: to an 1 8 mfl endpoint)
Hardbake (Optional)
Image stability and adhesion is enhanced
by an optional hardbake step. Essentially.
MICROPOSIT SAL601-ER7 E-BEAM RESIST
can be heat treated to withstand high tempera
tures without flow. For example, a ramped con
vection bake sequence from 100C/1 5 minutes
to 190C/1 5 minutes in 30C increments has
shown to yield thermal stability to 220C with
no measurable loss of critical dimensions.
Although a deep UV flood is not necessary.
MICROPOSIT SAL601-ER7 E-BEAM RESIST
can be hardened with a DUV flood exposure
step if desired.
Etch/Ion Implant
MICROPOSIT SAL601-ER7 E-BEAM RESIST
is ideal for use with all common semiconductor
wet etchants as well as with plasma and ion
implant processes. The dry etch resistance
is essentially equivalent to that of the positive
resist, MICROPOSIT 2400 PHOTO RESIST,
as illustrated in Table I.
Table I
Dry Etching Resistances
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L. Strip
If MICROPOSIT SAL601-ER7 E-BEAM RESIST
has been postbaked below 150C, it can be
stripped with MICROPOSIT 1165 REMOVER.
Alternatively, residue free stripping may be
accomplished with dry oxygen plasma ashing.
Refer to the MICROPOSIT 1165 REMOVER data
sheet for the specific processing instructions,
specifications, and other product information.
III. Properties As Delivered
MICROPOSIT SAL601-ER7 E-BEAM RESIST is
manufactured with advanced manufacturing tech
niques in state of the art facilities to the highest
quality standards and is subjected to state of the
art testing for physical, chemical and functional
properties to assure the use of maximum lot to lot
reproducibility. Each lot is then filtered to 0.2u.m
absolute directly into precleaned containers with
samples being carefully qualified for cleanness
Finally, each container is coded with the process
ing date For additional information, contact your
Shipley Technical Sales Representative
A "Quality
Statement"
can be supplied with each
shipment upon request This statement will list the
typical quality characteristics of MICROPOSIT
SAL601-ER7 E-BEAM RESIST (a Developmental
Shipley Advanced Lithography proOuct)
Shown in Table II are the typical properties as
delivered
Table II






Water content 0 50% maximum
Index of refraction 1.6 (a 6328 A
Na, Fe content <1ppm







TLV rating 5 ppm
IV. Handling Precautions
WARNING! MICROPOSIT SAL601-ER7 E-BEAM
RESIST is a combustible solvent mixture. Vapors are
irritating to eyes, nose and respiratory tract. Harmful
if swallowed. Do not take internally. Use with ade
quate ventilation. Avoid breathing vapors Do not
get in eyes, on skin or on clothing. Handle with care.
Wear chemical goggles, rubber gloves, and protec
tive clothing. Wash thoroughly after handling.
Overexposure to 2-ethoxyethyl acetate has been
shown to cause birth defects and adverse effects
on pregnancy in laboratory animals.
First Aid:
If swallowed: Contact a physician at once.
If eye contact: Flush with water immediately for
at least 15 minutes, then contact
a physician at once.
If skin contact: Flush with plenty of water for 1 5
minutes. Remove contaminated
clothing.
If inhaled. Move into fresh air. Contact
physician at once.
For spills, use adequate ventilation. Collect material
into a suitable container using absorbent powder.
Consult product Material Safety Data Sheet
before using.
V. Equipment
MICROPOSIT SAL601-ER7 E-BEAM RESIST is
compatible with most commercially available photo
resist processing equipment. Compatible materials
include stainless steel, glass, ceramic, unfilled
polypropylene, high density polyethylene, polytetra-
fluoroethylene, or equivalent materials If point of use
filtration is used. Teflon3 filters prewashed with Freon
TF are recommended during the coating step For
more information, contact your Shipley Technical
Sales Representative.
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Appendix C - Suprem 4/Medici Sample input decks and plots
May 16 21:12 1996 donald: /users/kdhemc/tsup4/mark/al/lumpa. inp Page 1
$ TMA TSUPREM-4 lum PMOS at RIT
$ Date 09/16/91
$ File name lumpa.in
$ Purpose 'Well creation'
$ Created by Mark Klare (Masters Thesis Research)
$ This file was made to save simulation time of actual PMOS device
$ by saving the well in a structure file.
$ 1. Identify the graphics driver
OPTION DEVICE=X








































































































$ 4. Plot the initial mesh
Plot . out=mesh . pit
TITLE=" Initial
Mesh"
Y.MAX=3.0 SCALE X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2
.4 L.BOUND=l C.BOUND=l GRID L.GRID=1 C.GRID=1
$ 5. Initial oxide pad
Diffuse time=8 temperat=1100 dryo2
$ 6. Use the VERTICAL method for oxidation
METHOD VERTICAL GRID. 0X1=4
$ 7. Print oxide thickness
Select Z=l Title="Pad
oxide"
Print. Id layers x.v=5.0
$ 8. Mass implant to change surface
IMPLANT phosphor D0SE=5 . 0E12 ENERGY=50
$ 9. Etch pad before field growth
Etch oxide all
0 Y.OFFSET=2.0
$ 10. Field oxide growth
May 16 21:12 1996 donald: /users/kdhemc/tsup4/mark/al/lumpa . inp Page 2
DIFFUSE TEMP=1100 TIME=150 DRY02
$ 11. Substrate doping profile




PLOT. ID X.VALUE=5.0 X.MAX=3.0 LINE.TYP=2 Y.MIN=15 Y.MAX=19
LABEL X=1.8 Y=18.5 LABEL= "Phosporous
" LINE=2
$ 12 . Print oxide thickness
Select Z=l Title="Field
oxide"
Print. Id layers x.v=5.0
$ 13. Etch oxide
Etch Oxide all
$ 14. Save as structure file for future tests
STRUCTURE OUTFILE=lumpa . str
$ 15. End of input file
STOP
May 16 21:12 1996 donald: /users/kdhemc/tsup4/mark/al/lump. inp Page 1
$ SUPREM4 lum PMOS Mark Klarre
$ Date 09/16/91
$ File name lump. in
$ Created by Mark Klare (Masters Thesis Research)
$ Steps 1-15 are contained in a structure file called lumpa.str
$ .75um devise with 2um shallow drain width on either side of S/D.
$ 1. Identify the graphics driver
OPTION DEVICE=X
$ 2. Load in 'well' structure file
initialize inf ile=lumpa.str
$ 2.2 deposit photoresist
DEPOSITION PHOTORES POSITIVE THICKNES=0.8 SPACES=1
$ 2.3 etch resist
ETCH PHOTORES START X=3.125 Y=-2.0
ETCH CONTINUE X=10.125 Y=-2.0
ETCH CONTINUE X=10.125 Y=2 . 0
ETCH PHOTORES DONE X=3.125 Y=2 . 0
$ 2.5 contact implant
Implant boron energy=100 dose=1.0el5
$ 2.7 etch remaining resist
Etch photores all
$ 3. Gate oxidation
DIFFUSE TEMP=950 TIME=60 DRY02
$ 4. Print oxide and silicon thicknesses
SELECT Z=0
PRINT .ID X . VALUE=5.0 LAYERS
$ 5. Poly deposition
DEPOSIT POLYSILICON THICKNESS=0 . 3 DIVISI0NS=4
$ 5.5 Poly doping implant
Implant boron energy=45 dose=lel5
$ 6. Poly etch between x = 0.0 and 12.0 microns
ETCH POLYSILI LEFT P1.X=12.125
S 6.5 Mask for D/S Implant
DEPOSIT Photores THICK=1.2 SPACES=3
ETCH Photores right pl.x=3.0
$ 7. Drain/Source Implants
IMPLANT boron ENERGY=60 DOSE=5E15 name=bf2
$ 7.5 etch resist
etch photores all
$ 8. Doping profile
$ Option Plot . out=dsimp. pit




PLOT. ID X.VALUE=10.5 x.max=3 line.typ=l y.min=15 y.max=19




PLOT. ID X.V=10.5 Aaxes "clear line.typ=2
Label x=2 . 0 y=17.6
label="Boron" line=2
SELECT Z=Logl0 (doping)
PLOT. ID X.V=10.5 Aaxes "clear line.typ=3
Label x=2 . 0 y=17.2 label="Net
doping"
line=3
$ 8. Doping profile
$ Option Plot .out=dsimpc.pit
SELECT Z=LOG10 (Phosphor) Title="D/S IMP
(CHANNEL)"
label="Log (Concentratio
PLOT. ID X.VALUE=12.5 x.max=3 line.typ=l y.min=15 y.max=19
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PLOT. ID X.V=12.5 "axes "clear line.typ=2
Label x=2 . 0 y=17.6 label= "Boron" line=2
SELECT Z=LoglO (doping)
PLOT. ID X.V=12.5 Aaxes "clear line.typ=3
Label x=2.0 y=17.2 label="Net doping" line=3
$ 23. Grow oxide for contact cuts and activate S/D
diffuse temp=850 time=40 dryo2
$ 8. Doping profile
$ Option Plot .out=lastdop.pit
SELECT Z=LOG10 (Phosphor) Title= "Doping Profile after
Activation"
label="Log





PLOT. ID X.V=10.0 "axes "clear line.typ=2




PLOT. ID X.V=10.0 "axes "clear line.typ=3
Label x=2 . 0 y=17.2 label="Net Doping" line=3
$ 8. Doping profile
$ Option Plot . out=lastdopc.pit
SELECT Z=LOG10 (Phosphor) Title="Doping Profile after
Activation"
label="Log
PLOT. ID X.VALUE=12.5 x.max=3 line.typ=l y.min=15 y.max=19
Label x=2 . 0 y=18 label
=" Phosphorous" line=l
SELECT Z=Logl0 (Boron)
PLOT. ID X.V=12.5 "axes "clear line.typ=2




PLOT. ID X.V=12.5 "axes "clear line.typ=3
Label x=2.0 y=17.2 label="Net
Doping" line=3
$ 18. Print oxide and silicon thicknesses
SELECT Z=l
PRINT .ID X . VALUE=0 . 0 LAYERS
$ 22. Etch contact cuts
ETCH OXIDE START X=4.12 5 Y=-.5
ETCH CONTINUE X=9.125 Y=-.5
ETCH CONTINUE X=9.125 Y= . 5
ETCH DONE X=4.125 Y= . 5
$ 23. Metallization / Etch for contacts
DEPOSIT ALUMINUM THICK=0.5 SPACES=3
ETCH ALUMINUM RIGHT P1.X=10.125
$ 24. Reflect to form the complete structure; then save it
STRUCTURE OUTFILE=lump. str
STRUCTURE REFLECT RIGHT
STRUCTURE OUT. FILE=lumpt .pis SCALE=1.0 MEDICI POLY.ELE
$ 25. End of input file
STOP
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TITLE lum PMOS simulation
S l. Read in the Mesh file taken from lump. in
MESH TSUPREM4 IN. FILE=lumpt . pis RECTANGU
$ 2. Solve for holes using a Newtonian solution
SYMBOLIC NEWTON CARRLERS=1 HOLES PRINT
$ 3. Save the I-V characteristic data in a file
LOG IVFILE=l.iv
$ 4. Obtain a solution with variable gate voltage
SOLVE V1=0.0 V2=0.0 V3=-0.1 ELECTR0D=(1) VSTEP=-0.5 NSTEPS=8 +
OUT.FILE=zero.out ASCII
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Title lum PMOS simulation
$ 1. Read in the Mesh file taken from lump. in
Mesh Inf ile=lumpt .pis tsuprem4
$ 2. Solve for holes using a Newtonian solution
Symbol holes print newton carriers=l
$ 3. Save the I-V characteristic data in a file
Log ivfile=2.iv gate=l source=2 drain=3 substrate=4
$ 4. Obtain a solution with variable gate voltage
SOLVE V1=0.0 V2=0.0 V3=-5.0 ELECTR0D=(1) VSTEP=-0.5 NSTEPS=8 +
OUT.FILE=five.out
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$ Suprem 4 input deck to plot output of lump. in
$ Identify the graphics driver
OPTION DEVICE=x
$ Read the structure
INITIALIZE INFILE=lump.str
STRUCTURE REFLECT RIGHT













SCALE Y.max=2.0 y.min=-0.5 x.max=12.5 x.min=1.0
Z=LOG10 (Boron)
VAL (14 TO 21 STEP 1)
VALUE=VAL LINE=4
Z=LOG10 (Phosphorus)
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TITLE Hole concentration
$ 1. Read in the mesh generated from lump. in
MESH TSUPREM4 IN. FILE=lumpt .pis RECTANGU




$ 3. Plot a small cross section of the device
PLOT. 2D BOUNDARY JUNCTION DEPLETIO FILL X.MIN=0 X.MAX=25 Y.MAX=1.5 +
X.OFFSET=2.0 Y.OFFSET=2.0 TITLE="Hole
concentration." T.SIZE=0.4 SCALE
X.SIZE=0.25 Y.SIZE=0.25 TIMESTAM TIME . SIZ=0 . 25 DEVICE=x
$ 4. Place the potential contours on the graph depl.plt
CONTOUR HOLES ABSOLUTE FILL C.START=8 C.INCREM=1 LINE.TYP=1 C0L0R=1
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TITLE PMOS Cross Section Gate=4 . Ov Drain=-5.0v
$ 1. Read in the mesh generated from lump. in
MESH TSUPREM4 IN. FILE=lumpt . pis RECTANGU
$ 2. Read in solution from pisces.in
LOAD "ASCII. IN IN.FILE=five.out
$ 3. Plot the cross section of the device
PLOT. 2D BOUNDARY JUNCTION DEPLETIO X.MIN=10.0 X.MAX=15.0 Y.MAX=1.5 +
X.OFFSET=2.0 Y.OFFSET=2.0 T.SIZE=0.4 SCALE X.SIZE=0.25 Y.SIZE=0.25 DEVICE=x
$ 4. Place the potential contours on the graph
CONTOUR POTENTIA MIN . VALU= - 5 . 0 MAX.VALU=0.0 DEL.VALU=1.0 FILL C.START=8 +
C.INCREM=1 LINE.TYP=1 COLOR=l
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Title Field lines
$ 1. Read in the mesh generated from lump. in
MESH TSUPREM4 IN. FILE=lumpt .pis RECTANGU
$ 2. Read in solution from pisces.in
LOAD AASCII.IN IN.FILE=five.ovb
$ 3. Plot a small cross section of the device
PLOT. 2D BOUNDARY JUNCTION DEPLETIO X.MIN=9 X.MAX=16 Y.MAX=1.0 X.OFFSET=2.0 +
Y.OFFSET=2.0 T.SIZE=0.4 SCALE X.SIZE=0.25 Y.SIZE=0.25 DEVICE=x
$ 4. Place the hole cone, contours on the graph holes.pit
CONTOUR POTENTIA FILL C.START=8 C.INCREM=1 LINE.TYP=1 COLOR=l
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Title Hole concentration
$ 1. Read in the mesh generated from lump. in
Mesh inf ile=lumpt .pis tsuprem4
$ 2. Read in solution from pisces.in
LOAD "ASCII. IN IN.FILE=five.ovb
$ 3. Plot a small cross section of the device
PLOT. 2D BOUNDARY JUNCTION DEPLETIO X.MIN=9 X.MAX=16 Y.MAX=2 X.OFFSET=2.0 +
Y.OFFSET=2.0 T.SIZE=0.4 SCALE X.SIZE=0.25 Y.SIZE=0.25 DEVICE=x
$ 4. Place the hole cone, contours on the graph holes.pit
CONTOUR HOLES ABSOLUTE LOGARITH MIN.VALU=14 MAX.VALU=18 NC0NT0UR=5 FILL +
C.START=8 C.INCREM=1 LINE.TYP=1 COLOR=l
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Title Threshold Voltage (.1 volt drain)
PLOT. ID X.AXIS=vl Y.AXIS=I2 IN.FILE=2.iv T.SIZE=0.4 X.SIZE=0.25 Y.SIZE=0.25
+
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